Abstract-In order to match voltages between the fuel cell stacks and the DC link bus of fuel cell vehicles, a single-switch Boost dc-dc converter with diode-capacitor modules is proposed in this paper. The capacitors are charged in parallel and discharged in series. The wide voltage-gain range can be obtained by using a simple structure. In addition, the basic operating principles, the extended stages, the fault tolerant operation, and steady-state characteristics of the converter are analyzed and presented in this paper, and the small-signal model is also derived. A 400 V, 1.6 kW experimental prototype is developed, and the wide voltage-gain range (3.3 ∼ 8) is demonstrated with a maximum efficiency at 97.25%. The experimental results validate the effectiveness and feasibility of the proposed converter and its suitability as a power interface for fuel cell vehicles.
I. INTRODUCTION
C HALLENGES associated with CO 2 reduction and depleting fossil fuel resources [1] - [4] together with the increasing penetration of renewable resources [5] - [8] has focused research into the electrification of transport including hybrid and full electric vehicles (EVs) [9] - [12] . Fuel cell vehicles have the advantages of high energy conversion efficiency and zero emissions together with a higher range than battery vehicles [13] - [15] . However, fuel cells output a relatively low voltage and high current and they cannot be used directly for electric vehicles which require a high DC bus voltage (e.g., 400 V) [16] . In order to match the low voltage of fuel cells with the high DC bus voltage required for EVs, a high voltage-gain Boost DC-DC converter is needed to act as the power interface between the fuel cell stacks and the DC bus. In addition, a battery pack can be connected to the DC bus by a bidirectional DC-DC converter, Y. Zhang is with the School of Electrical and Information Engineering, Tianjin University, Nankai 300072, China (e-mail: zhangy@tju.edu.cn).
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Digital Object Identifier 10.1109/ TVT.2017.2772087 resulting in a high efficiency powertrain [17] - [18] . Moreover, the output voltage of fuel cells drops with the increasing output power [19] . Therefore, the Boost DC-DC converter for fuel vehicles needs to operate with a wide voltage-gain range.
The conventional Boost DC-DC converter has an ideal voltage-gain of 1/(1 − d), where d is the duty cycle of the active power switch. However, the high voltage-gain is limited by the effects of parasitic resistance and extreme duty cycles, and the voltage stress seen by all the semiconductors used is as high as the output voltage [20] - [22] . Even though the three-level Boost DC-DC converter can reduce the voltage stress to half of the output voltage, the ideal voltage-gain is still 1/(1 − d) [23] . In addition, a complicated control strategy is needed for the flying-capacitor voltage to balance the voltage stress seen by all the semiconductors [24] . The switched-inductor Boost DC-DC converter with a high voltage-gain is proposed in [25] , but the voltage stress across the power switch is still equal to the output voltage. The two-stage cascaded Boost DC-DC converter also has a high voltage-gain, but its efficiency is the product of the efficiency of each stage [26] . In addition, the semiconductors of the output stage still suffer from a high voltage stress. In [27] , a switched-capacitor Boost DC-DC converter is proposed with a high voltage-gain, as well as a low voltage stress. However, a diode is located between the input and output grounds in the circuit, and the corresponding potential difference between the two grounds pulsates at the switching frequency. This condition will limit its applications due to the additional electromagnetic interference created.
In addition to widening the voltage-gain range of the Boost DC-DC converter for fuel cell vehicles and reducing its conduction and switching losses, the dv/dt of the potential difference between the input and output grounds of the converter should be zero (i.e., a common ground) or very small. In order to improve the performance over the previously discussed approaches, a single-switch wide voltage-gain range Boost DC-DC converter is proposed in this paper. The voltage stress across all the semiconductors is half of the output voltage, the voltage-gain is 2/(1 − d), which is double that of the conventional Boost DC-DC converter, and the variation of the potential difference between the input and output grounds is very small. In Section II, the topology of the proposed converter is introduced, and the operating principle is analyzed in Section III. In Section IV, small-signal model for the proposed converter is developed together with its steady-state analysis and the fault tolerant operation. In Section V, an experimental prototype is developed, and the experimental results are presented to validate the proposed converter. 
II. TOPOLOGY
The development of the proposed topology is shown in Fig. 1 . The diode-capacitor branches with the common inductor are in Fig. 1(a) . D 2 − C 1 and D 1 − C 2 are two diode-capacitor modules; they are charged in parallel by the input voltage source U in and the inductor L. In Fig. 1(b) , D 3 − C 3 is another diodecapacitor module, and Q − C 1 is reconstructed as a switchedcapacitor module from the diode-capacitor module D 2 − C 1 . The energy stored in C 1 can then be transferred to C 3 through the active power switch Q and the diode D 3 . Therefore, the total voltage of the output capacitors C 2 and C 3 in series is double that of the conventional Boost DC-DC converter. Therefore, a single-switch wide voltage-gain Boost DC-DC converter is created as shown in Fig. 1(c) .
From Fig. 1(c) , it can be seen that the proposed topology is comprised of one inductor, one active power switch and three diode-capacitor modules with 
III. OPERATING PRINCIPLES FOR THE PROPOSED CIRCUIT
According to the proposed topology in Fig. 1(c) , the singleswitch DC-DC converter only has two operating states in terms of the turn-on and turn-off states of the active power switch Q. The turn-on and turn-off states of the remaining semiconductors for the two operating states are listed in Table I . The energy flow paths for the two operating states are shown in Fig. 2 , and the operating waveforms of the proposed topology are shown in Fig. 3 . Operating state I (t 0 − t 1 ) : when the active power switch Q is turned on, the inductor L is charged from U in , C 3 is charged by C 1 through Q and D 3 , and the load resistor R is supplied by C 2 as shown in Fig. 2(a) . Therefore, D 1 and D 2 are turned off and see blocking voltages of U C 2 and U C 3 , respectively. The inductor current i L rises linearly, and the output voltage U o is the combined voltages of C 2 and C 3 , i.e., U o = U C 2 + U C 3 .
Operating state II (t 1 − t 2 ): when Q is turned off, U in and the inductor L in series discharge into the two diode-capacitor modules in parallel, i.e., C 1 and C 2 are charged in parallel. In addition, the load resistor R is supplied by U in , L, and C 3 in series as shown in Fig. 2(b) . Therefore, the voltage stress across Q is U C 2 , and D 3 is turned off with a blocking voltage of U C 3 .
The inductor current i L falls linearly, and the output voltage U o is the total voltage of U in , U L and U C 3 , i.e., U o = U C 2 + U C 3 .
IV. SMALL-SIGNAL MODEL, STEADY-STATE ANALYSIS AND FAULT TOLERANT OPERATION

A. Small-Signal Model
Assuming that C 1 = C 2 = C 3 = C, and the inductance and capacitance of the inductor and capacitors are large enough. The average model and small-signal model can be obtained by using the state-space averaging method. The duty cycle of the active power switch Q is d.u in (t), u o (t) and d(t) are the input variable, the output variable and the control variable, respectively. i L (t), u C 1 (t), u C 2 (t) and u C 3 (t) are the state variables. According to Fig. 2(a) , C 1 and C 3 are connected in parallel while the active power switch Q and diode D 3 are turned on, which means the voltages across C 1 and C 3 are equal. So, there is an invalid state variable in u C 1 (t) and u C 3 (t). Similarly, as shown in Fig. 2(b) , the voltages across C 1 and C 2 are equal, which means there is also an invalid state variable in u C 1 (t) and u C 2 (t). By considering the series resistance r of capacitor C 1 , the coupling between the capacitors can be removed to avoid the invalid state variables.
When Q is turned on, the converter is operated in operating state I, and the state space average model can be obtained as follows:
When Q is turned off, the converter is operated in operating state II, and the state space average model can be written as:
Combining (1) and (2), the average model of the converter can be obtained as, (3) shown at the bottom of this page.
The state variables, the input variable, the output variable and the control variable can be described by introducing small-signal disturbance variables as:
where
are the small-signal disturbance variables. Combining (3) and (4), the small-signal model of the converter can be written as, (5) shown at the bottom of the next page.
B. Steady-State Analysis
When the converter is operated in steady-state, the values of the small-signal disturbance variables are 0. Simplifying (3) and
, and U o can be obtained as (6) :
Assuming that the resistance r is 0, simplifying (6), the (7) can be obtained as:
According to (7) and Fig. 2 , the voltage stress across all the semiconductors can be described as:
Based on (7) and (8) , all the capacitor voltages are half of the output voltage (these are the voltage stresses across all the semiconductors). However, the voltage-gain M of the proposed topology is double that of the conventional Boost DC-DC converter (9):
Then, the duty cycle can be calculated as
If the voltage-gain range of the proposed converter is from 3.3 to 8, the corresponding required duty cycle range is from 0.4 to 0.75, according to (10) .
The current stress on all the semiconductors can be deduced from the ampere-second equations for C 1 − C 3 , Fig. 2 , and (7) as:
According to (7) and (11), it can be seen that the current stress I Q on Q is larger than the inductor current I L . However, I Q moves closer to I L as the voltage-gain increases. In addition, the current stress on D 1 and D 2 is half of the inductor current, and the current stress on D 3 is (1 − d)/(2d) times larger than the inductor current.
The comparisons among the three-level Boost DC-DC converter, the high voltage-gain Boost DC-DC converter in [28] , the converters in [29] - [31] and the proposed Boost DC-DC converter are shown in Table II . From the comparison in Table II , it can be seen that the voltage-gain of the proposed converter is higher than that of the three-level Boost DC-DC converter, while the voltage stress and the number of the active power switches [20] Converter in [29] Converter in [30] Converter in [31] Proposed converter
Maximum voltage stress across power switches
Maximum voltage stress of diodes
The potential difference between the input and output side grounds
and inductors are lower than those of the high voltage-gain Boost DC-DC converter in [28] . According to Table II , the converters in [29] and [30] also have a higher voltage-gain. But the proposed converter can achieve an additional lower voltage stress across the power semiconductors. The single switch hybrid DC-DC converter in [31] can obtain the same voltage-gain and the same voltage stress across the semiconductors, as well as a constant capacitor voltage between the input and output grounds. However, it needs one more inductor and one more capacitor, which may improve the volume, and reduce the efficiency.
According to the previously analyzed, the proposed converter has these advantages: (a) a high voltage-gain which is double that of the conventional Boost DC-DC converter. (b) a low voltage stress across the power semiconductors which is half of the output voltage. So it is easier (and cheaper) to choose the power semiconductors for the converter, and the switching losses can also be reduced due to the lower on-state resistance. (c) a constant capacitor voltage across the input and output side grounds, which means the variation of the potential difference is very small.
However, there are still some disadvantages for the proposed converter: (a) the current stress on the power switch is high a little bit, it may cause additional power losses. (b) the input current ripple is not low enough, comparing with that of the (12) shown at the bottom of this page.
The PI voltage controller is adopted in the proposed converter, and the voltage loop control scheme of the proposed converter is shown in Fig. 4 . Assuming thatû in (s) = 0, according to Fig. 4 , the closedloop transfer function can be obtained by combining (12) and (13) as follows:
E(s) is the image function of e(t) in the complex frequency domain. The transfer function G PI (s) of the PI voltage
According to (14) , as shown at the bottom of the page all, the real parts for the poles of the closed-loop transfer function are less than 0. Therefore, the closed-loop system of the proposed converter with the PI voltage controller can operate stably.
Assuming thatû ref (s) = 0, according to Fig. 4 , (12) and (13), the steady-state error e ss (t) can be described as
According to (15) , to make the steady-state error e ss (t) = 0, the disturbance variable of the input voltageû in (t) needs to satisfy (16) as follows: 
If the voltage variation of the input voltageû in (t) satisfies (16) or (17), the closed-loop system of the proposed converter can operate stably.
2) Influences of the Input Inductor and Output Capacitors:
It should be noticed that (10) is deduced under ideal conditions. The parasitic parameters and the semiconductors in the converter will generate power losses which can reduce the voltage-gain of the converter. Therefore, in order to obtain the real voltage-gain of the proposed converter, the duty cycle d will be a bit higher than the calculated value from (10). The equivalent circuit of the proposed converter considering the equivalent series resistors of the input inductor L, the output capacitors C 2 and C 3 is shown in Fig. 5 , where R is the load resistor,r L is the equivalent series resistance of L, r C 2 and r C 3 are the equivalent series resistances of C 2 and C 3 . According to Fig. 5 , the following equations can be obtained by applying the ampere-second balance principle on 
The input power P in and the power losses P 2 of C 2 and C 3 can be calculated respectively as
Combining (19) and (20), the output voltage U o can be obtained as:
where According to (21) , the real voltage-gain of the proposed converter considering the equivalent series resistors of the input inductor L, the output capacitors C 2 and C 3 can be described as:
Therefore, when the proposed converter operates with the voltage-gain range 3.3 ∼ 8, the duty cycle range will be a bit higher than 0.4 ∼ 0.75.
Influences of the series resistances of the input inductor and the output capacitors on the proposed converter can be equivalent as a disturbance variable γ(t). The value of γ(t) is a constant one that is less than 0, and it will reduce the duty cycle of the converter. Assuming that γ(t) = c, when the disturbance of the input voltage is 0, the voltage loop control scheme of the proposed converter with the disturbance γ(t) is shown in Fig. 6, where γ(s) is the image function of γ(t) in the complex frequency domain.
Assuming thatû ref (s) = 0, according to Fig. 6 , (12), and (13), the steady-state error e ss (t) can be obtained as:
When γ(t) = c (i.e., γ(s) = c/s), according to (24) , the steady-state error is e ss (t) = 0, which means the proposed converter can still operate stably under the influences of the input inductor and output capacitors. Due to the disturbance γ(t), the duty cycle of the proposed converter under the control of the closed-loop system will be higher than the calculated value by (10) .
D. The DC-DC Boost Converter with Extended Stages
The proposed converter can be extended with more stages. The topology of the extended DC-DC Boost converter is shown in Fig. 7 . As shown in Fig. 7 , the topology consists of (2n − 1) capacitors and (2n − 1) diodes. A high voltage-gain can be obtained by extending the number of capacitors and diodes. Fig. 8 shows the on/off states of the power semiconductors in the extended DC-DC Boost converter with "n" stages. When the active power switch Q is turned on, the on/off states of the diodes are shown in Fig. 8 (a) . Fig. 8 (b) shows the on/off states of the diodes while the active power switch Q is turned off. The output voltage U o of the extended DC-DC Boost converter with "n" stages is:
The voltage stress across each power semiconductor is equal
where U Q is the voltage stress across the active power switch Q, and U D is the voltage stress across each diode.
E. Fault Tolerant Operation
In order to improve the reliability of the proposed converter, a fault tolerant operation under a power semiconductor failure is required. The fault tolerant operation scheme for the proposed converter is based on that in [32] . Then, the fault tolerant operation circuit of the proposed converter is shown in Fig. 9 .
In terms of Fig. 1 (c) and Fig. 9 , the fuses F, F 1 , F 2 and F 3 and the auxiliary power switches Q oc , Q oc1 , Q oc2 and Q oc3 are required for the fault tolerant operation. When the converter operates in the normal state, Q oc , Q oc1 , Q oc2 and Q oc3 are turned off. When a failure (i.e., a short circuit or an open circuit of the main power switch or the diodes) happens, the converter can still operate in the fault tolerant condition, by employing the corresponding fuse and the auxiliary power switch.
1) Fault Detection and Identification:
When Q operates in a normal condition, the waveform of U Q is shown in Fig. 3 . The failure of Q can be detected by the signal of U Q and the gate signal S. When S = 1 and U Q = U o /2, it means the opencircuit fault occurs with Q. When S = 0 and U Q = 0, it indicates the short-circuit fault happens with Q. Therefore, the signal "sgn Q " can be obtained as follows:
where δ is a small value between 0 and U o /2. The signal "err Q " is defined as
When there is no semiconductor failure, signals S and sgn Q have the same value, and the signal err Q is equal to 0, according to (28) . When a failure happens, the value of sgn Q is different from that of S, thus the value of err Q is equal to 1. It should be noted that the value of err Q will be 0 when signals S and sgn Q have the same value again. However, the sampling period and the parasitic parameters in the converter cannot be neglected. When Q operates in a normal condition, there is a time delay between signals S and sgn Q . During this delay, err Q will be equal to 1 even there is no switch failure in the converter. Therefore, the strategy of the fault detection and identification for the main power switch Q can be obtained in Fig. 10 .
By means of Fig. 10 , when the converter operates in a steady state, "err Q = 0" means there is no switch failure. When the value of the signal err Q becomes 1, the counter is activated and its output signal n c is increased. The signal err Q is also observed at the same time. If n c > N (where the value of N should be predefined), the duration of "err Q = 1" is longer than the observation time NT sam , where T sam is the sampling period. Then it is concluded that there is a failure with Q (NT sam must be longer than the time delay caused by the sampling period and the parasitic parameters). If the gate signal S is equal to 1 while n c > N, it can be concluded that the open-circuit fault occurs with Q. Then the values of the signals for the open-circuit fault (OCF) and the short-circuit fault (SCF) become OCF = 1 and SCF = 0. If the gate signal S is equal to 0 while n c > N, the short-circuit fault will be detected with Q, then the values of the signals become OCF = 0 and SCF = 1.
It should be noticed that only when the duration of "err Q = 1" is longer than NT sam , the fault tolerant operation would work. When an open-circuit fault happens with Q, the duration of "err Q = 1" is always shorter than dT s . When a short-circuit fault happens with Q, the duration of "err Q = 1" is always shorter than dT s Therefore, if the switching period T s is close to NT sam , the fault tolerant operation cannot detect the failures with Q. In order to make the fault tolerant operation work properly, T sam must be much shorter than T s .
2) Remedial Actions: The control method of the power switch Q oc for the fault tolerant operation is shown in Fig. 11 .
S Qoc is the gate signal of Q oc . According to Fig. 9 and Fig. 11 , when an open-circuit fault occurs with Q, the signal OCF will be set to 1. Then Q will be replaced by the power switch Q oc , and the gate signal S Qoc is the same as S. When a short-circuit fault is detected with Q, Q will be isolated by the fuse F from the circuit (i.e., the branch related with Q is in the open circuit). Then, the power switch Q oc will replace the power switch Q, while the signal SCF is set to 1. In addition, S Qoc is also the same as S.
The fault tolerant operations of the diodes D 1 , D 2 and D 3 are similar to that of the power switch Q. It should be noted that the gate signals of Q oc1 and Q oc2 need to be complementary to S, while the gate signal of Q oc3 should be the same as S. The fault tolerant operation method for the diodes D 2 and D 3 can also be used for the diodes in the DC-DC Boost converter with extended stages.
The proposed converter with the protection for the capacitor failures is shown in Fig. 12 . The additional power switch Q C is used to protect the converter when the capacitor fails.
When the converter operates in a steady-state under the voltage loop control, the output voltage U o is substantially equal to the reference voltage U ref .U o will decrease to 0.5 U ref or 0 when the capacitor failures happen, which are almost related to the short-circuit faults. Therefore, the signal "sgn C " can be defined as follows:
where k is a constant value that satisfies 0.5 < k < 1. When sgn C = 1, U o is equal to U ref , there is no capacitor failure in the converter. When a capacitor failure occurs, "sgn C " will be equal to 0. The signal "m(t)" can be obtained as follows: where t 0 is the transient time that the converter operates from the starting to the steady-state. The gate signal of Q C can be obtained by (29) and (30) as follows:
where " + " represents the logical relationship "OR". According to (31) , during the transient time t 0 , S C is equal to 1, Q C is turned on, the converter operates in a normal state. When a capacitor failure occurs, S C is equal to 0, then Q C will be turned off to protect the converter.
V. EXPERIMENTAL RESULTS AND ANALYSIS A 1.6 kW prototype has been developed, in which a TMS320F28335 DSP is adopted as the controller to form a voltage control loop. An IXYS-IXTK102N30P MOSFET and IXYS-DPG60C300 HB Schottky diodes have been selected as the active power switches and diodes, respectively. The switching frequency is f s = 20 kHz, the value of the inductor is L = 234 μH, and the capacitors are C 1 = C 2 = C 3 = 470 μF. The input voltage changes continuously between U in = 50 V ∼ 120 V, and the output voltage is controlled constant at U o = 400 V ; the load resistor is R = 100 Ω. The experimental prototype is developed, as shown in Fig. 13 .
The voltage stress across all the semiconductors and the inductor current for U in = 50 V and U o = 400 V are shown in Fig. 14. It can be seen in Fig. 14(a) Fig. 14(b, c) . Therefore, the single-switch Boost DC-DC converter can perform with a high voltage-gain and a low device voltage stress if a proper duty cycle is used.
The voltages U C 2 and U C 3 across C 2 and C 3 (the output capacitors in series) for U in = 50 V and U o = 400 V are shown in Fig. 15 . Because these two capacitors are charged and discharged with the same duty cycle, U C 2 and U C 3 are both at constant 200 V. In addition, the potential difference between the input and output grounds is the voltage across C 3 , i.e., constant at 200 V with a very small ripple, i.e., a very small dv/dt.
With the control of the voltage loop, the output voltage U o can be still controlled at constant 400 V, even though the input voltage U in changes from 120 V to 50 V continuously over 16 seconds, as shown in Fig. 16(a) . Therefore, the proposed converter can operate well with a wide voltage-gain range, e.g., from 3.3 to 8. The inductor current i L rises from 14 A to 35 A following to the falling input voltage, as shown in Fig. 16(b) .
In order to show the dynamic behavior of the proposed converter, an experiment with the load step change between 130 Ω and 200 Ω was carried out. The output voltage and the input For the operation of the proposed converter with a wide inputvoltage range, the conversion efficiencies related to the variable input voltages (e.g., 50 V, 60 V, . . . , 110 V, 120 V) and the different output powers (e.g., 800 W, 1200 W, 1600 W) are measured using a power analyzer (YOKOGAWA/WT3000) as shown in Fig. 18 , when the switching frequency f s is 20 kHz. When the converter outputs 1200 W, it has its maximum efficiency 97.25% while the input voltage is U in = 120 V. And the minimum efficiency is 90.53% when the input voltage is changed to U in = 50 V. Therefore, the efficiency falls with the increased voltage-gain, due to the increased losses caused by the increased inductor current.
VI. CONCLUSION
A single-switch Boost DC-DC converter with a wide voltagegain range is proposed in this paper. It employs one active power switch and less number of inductors and capacitors to operate over a wide voltage-gain range with the appropriate duty cycle. In addition, the voltage stress across all the semiconductors is as low as 1/n of the output voltage, and the potential difference between the input and the output grounds is constant. It is suitable for the power interface of fuel cell vehicles.
